
FIG. 1










FIG. 3












FIG. 7 Prefetching process S41 nο Rrefetch command exists? √yes S42 no Is there a memory access (LD)? yes S43 Set predicted value **S44** no Is there a memory access (LD)? √yes S45 no Match? yes S46 Derive next line address S47 no Within address range? S401 Select way using LRU S48 yes scheme Next line present S402 no in cache? Dirty? no S49 Prefetch next line yes S403 Write back S50 no S404 End line? Refill (prefetch) yes End

FIG. 8 Touching process S41a nο Touch command exists? yes S42a no Is there a memory access (ST)? yes S43 Set predicted value S44a nq Is there a memory access (ST)? √yes S45 no Match? Tyes S46 Derive next line address no Within address range? S401 √yes Select way using LRU S48 Next line scheme ves present in cache? S402 no Dirty? √no S49a Touch next line yes S403 Write back S50 no S404a End address? Set tag, V=1, D=0 √ yes End




FIG. 10

	C W U D0 D1 D2 D3	Weak Dirty flags flag (per sub-line) Use flag
Sub-line Sub-line Sub-line Sub-line	Data (128 bytes)	Line data
	Tag (21 bits)	Tag (A31∼A11)
	V0 V1 V2 V3 Tag (21 bits)	Valid flags (per sub-line)




FIG. 12(a)





FIG. 12(b)



406b _406a 404 _403 Prediction unit Size register End aligner 405a 402 405b Start address Start aligner register ,413a Execution unit ,401 Command register Constant 416 register 411 410 409 408 value register 415 Predicted SEL 414 _407 Access address R 11 412

FIG. 13

417 W setting unit Various flags C setting unit Touch unit Prefetch unit




FIG. 15 C setting process S41b no C setting command exists? Lyes S42b Is there a memory access (ST)? no yes S43 Set predicted value S44b no Is there a memory access (ST)? yes S45 no Match? Tyes S46b Derive immediately preceding line address S47 no Within address range? yes S48b Immediately preceding line present in cache? S49b √no Set C flag onto immediately preceding line


S50 no

End address?

V yes

End

FIG. 16 etting proc






FIG. 18




FIG. 19

